Abstract: In this article, fault detectability of Boolean control networks (BCNs) is analyzed via a labeled graph approach. First, matrix-based representations of nonfault BCNs and fault BCNs are ...
Abstract: The initial steps of logic synthesis of digital designs involve finding minimized representations of Boolean logic functions. Existing optimization methods rely on iterative minimization ...